



# **INTERCONNECTED SYSTEMS**

# TEARING and ZOOMING CONTROL

Chaire Francqui, Lecture V, May 19, 2004



Université catholique de Louvain

## What is a dynamical system ?

What is a dynamical system ?

**Historically:** 

- **)** 'Closed' systems  $\rightsquigarrow \quad \frac{d}{dt}x = f(x)$  very limited
- Input/output map?
- Input/state/output structure ?

**Assumes I/O partition. Possible? Obtainable? How? Needed?** 

Other possibilities? CS? Graph theory? Object oriented modeling?

What is a dynamical system ?

What is a mathematical model, really?  $\rightarrow$ 

Dynamical system :=  $(\mathbb{T}, \mathbb{W}, \mathfrak{B})$  with  $\mathfrak{B} \subseteq (\mathbb{W})^{\mathbb{T}}$  the 'behavior'.

What is a dynamical system ?

Dynamical system :=  $(\mathbb{T}, \mathbb{W}, \mathfrak{B})$  with  $\mathfrak{B} \subseteq (\mathbb{W})^{\mathbb{T}}$  the 'behavior'.

Behavioral eq'ns contain latent variables

 $\rightarrow$  elimination thms, algorithms.

What is a dynamical system ?

Dynamical system :=  $(\mathbb{T}, \mathbb{W}, \mathfrak{B})$  with  $\mathfrak{B} \subseteq (\mathbb{W})^{\mathbb{T}}$  the 'behavior'.

#### **Basic notions**

- Controllability ~> image representation
- Observability
- (Dissipative systems)
- (Stability)
- State ~ state representation algorithms

What is a dynamical system ?

Dynamical system :=  $(\mathbb{T}, \mathbb{W}, \mathfrak{B})$  with  $\mathfrak{B} \subseteq (\mathbb{W})^{\mathbb{T}}$  the 'behavior'.

#### **Basic problems**

- Modeling from data (system ID)
- Modeling by interconnecting components
- Control (= interconnection)

$$\rightsquigarrow$$
 LQ,  $\mathcal{H}_2, \mathcal{H}_\infty$ 

What is a dynamical system ?

Dynamical system :=  $(\mathbb{T}, \mathbb{W}, \mathfrak{B})$  with  $\mathfrak{B} \subseteq (\mathbb{W})^{\mathbb{T}}$  the 'behavior'.

#### **Projects**

- N-d systems and PDE's (Rocha, Shankar, Pillai, Zerz, Oberst)
- Software
- Stochastic systems
- **\_**



- 1. Modeling by tearing and zooming
  - General ideas
  - Jerminals
  - Modules
  - Interconnection architecture
  - Examples
  - RTCT circuits



- 1. Modeling by tearing and zooming
  - General ideas
  - Jerminals
  - Modules
  - Interconnection architecture
  - Examples
  - RTCT circuits
- 2. Control
  - Control by interconnection
  - Implementability



- 1. Modeling by tearing and zooming
  - General ideas
  - Terminals
  - Modules
  - Interconnection architecture
  - Examples
  - RTCT circuits
- 2. Control
  - Control by interconnection
  - Implementability
- 3. Conclusions

How do we model a complex interconnected system?



How do we model a complex interconnected system?



When systems are interconnected, what really happens? How do we obtain a model from

the components and the interconnections?

How do we model a complex interconnected system?



'Tearing' the system into subsystems,

and, in order to model, 'zooming' on the individual subsystems



The ingredients of the language and methodology that we propose:



The ingredients of the language and methodology that we propose:

1. *Modules* : the subsystems



The ingredients of the language and methodology that we propose:

- 1. *Modules* : the subsystems
- 2. *Terminals* : the physical links between subsystems



The ingredients of the language and methodology that we propose:

- 1. *Modules* : the subsystems
- 2. *Terminals* : the physical links between subsystems
- 3. The *interconnection architecture*:

the layout of the modules and their interconnection



The ingredients of the language and methodology that we propose:

- 1. *Modules* : the subsystems
- 2. *Terminals* : the physical links between subsystems
- 3. The *interconnection architecture* : the layout of the modules and their interconnection
- 4. The *manifest variable assignment* :

which variables does the model aim at?

#### Features:

- Reality 'physics' based
- Uses behavioral systems concepts

more akin to bond-graphs and across/through variables, than to input/output thinking.

- Hierarchical: allows new systems to be build from old
- Models are reusable, generalizable & extendable
- Assumes that accurate and detailed modelling is the aim

#### Features:

- Reality 'physics' based
- Uses behavioral systems concepts more akin to bond-graphs and across/

more akin to bond-graphs and across/through variables, than to input/output thinking.

- Hierarchical: allows new systems to be build from old
- Models are reusable, generalizable & extendable
- Assumes that accurate and detailed modelling is the aim

System theory with its inputs and outputs and signal flow graphs, as implemented e.g. in SIMULINK<sup>c</sup> is hopelessly inadequate. MODELICA<sup>c</sup> is much better.



A *terminal* is specified by its *type*.



## A *terminal* is specified by its *type*.

The *type* implies an ordered set of *terminal variables*.



## A *terminal* is specified by its *type*.

The *type* implies an ordered set of *terminal variables*.

Example:

An electrical terminal (type) implies a (voltage, current) pair of real terminal variables.

Type of terminal	Variables	Signal space
electrical	(voltage, current)	$\mathbb{R}^2$
mechanical (1-D)	(force, position)	$\mathbb{R}^2$
mechanical (2-D)	((position, attitude),	$(\mathbb{R}^2 imes S^1)$
	(force, torque))	$ imes (\mathbb{R}^2  imes T^*S^1)$
mechanical (3-D)	((position, attitude),	$(\mathbb{R}^2 imes S^2)$
	(force, torque))	$ imes (\mathbb{R}^2  imes T^*S^2)$
thermal	(temp., heat flow)	$\mathbb{R}^2$
fluidic	(pressure, flow)	$\mathbb{R}^2$
thermal - fluidic	(pressure, temp.,	$\mathbb{R}^4$
	mass flow, heat flow)	

Type of terminal	Variables	Signal space
chemical		
input	$\boldsymbol{u}$	$\mathbb{U}\subseteq\mathbb{R}$
output	$oldsymbol{y}$	$\mathbb{Y}\subseteq\mathbb{R}$
m-dim input	$(u_1, u_2, \ldots, u_m)$	$\mathbb{U}\subseteq\mathbb{R}^{\mathtt{m}}$
p-dim output	$(y_1,y_2,\ldots,y_p)$	$\mathbb{Y}\subseteq\mathbb{R}^{p}$
etc.	etc.	etc.



- A *module* is specified by
  - its type,
  - *its parametrization*,
  - and its parameter values.



- A *module* is specified by
  - its type,
  - its parametrization,
  - and its parameter values.

#### The idea is the following.

By specifying the module type, we give the variables living on its terminals. We want a fully automated way of specifying the behavior of these variables. This typically happens by specifying some parameters, and a map, the parametrization, which maps these parameters into the correct behavior.

**Example:** The module is a 3 Ohm resistor:



**Example:** The module is a 3 Ohm resistor:



The module type is 'Ohmic resistor'.

**Example: The module is a 3 Ohm resistor:** 



The module type is 'Ohmic resistor'.

This means that it has two electrical terminals

 $\rightsquigarrow$  terminal variables  $((V_1, I_1), (V_2, I_2))$ .

The possible behaviors form a family of two-dimensional linear subspaces of  $\mathbb{R}^4.$ 

**Example:** The module is a 3 Ohm resistor:



The module type is 'Ohmic resistor'.

This means that it has two electrical terminals

 $\rightsquigarrow$  terminal variables  $((V_1, I_1), (V_2, I_2))$ .

The possible behaviors form a family of two-dimensional linear subspaces of  $\mathbb{R}^4.$ 

The resistance parametrization is the map from  $R \in [0,\infty)$  into the behavioral eq'ns

 $V_1 - V_2 = \mathbf{R} I_1, \ I_1 + I_2 = 0.$ 

**Example:** The module is a 3 Ohm resistor:



The module type is 'Ohmic resistor'.

This means that it has two electrical terminals

 $\rightsquigarrow$  terminal variables  $((V_1, I_1), (V_2, I_2))$ .

The possible behaviors form a family of two-dimensional linear subspaces of  $\mathbb{R}^4.$ 

The resistance parametrization is the map from  $R \in [0,\infty)$  into the behavioral eq'ns

 $V_1 - V_2 = \mathbf{R} I_1, \ I_1 + I_2 = 0.$ 

The parameter value equals 3, via the parametrization  $\sim V_1 - V_2 = 3I_1, I_1 + I_2 = 0.$ 

## Module type







# Module type



Together with the terminal types,

 $\rightsquigarrow$  an ordered set of terminal variables

$$((w_{t_1,1},w_{t_1,2},\ldots),\ldots,(w_{t_{\mathbb{N}},1},w_{t_{\mathbb{N}},2},\ldots))$$

taking values in the product space of the terminal signal spaces.

# Module type



Together with the terminal types,

 $\rightsquigarrow$  an ordered set of terminal variables  $((w_{t_1,1}, w_{t_1,2}, \ldots), \ldots, (w_{t_{\mathbb{N}},1}, w_{t_{\mathbb{N}},2}, \ldots))$ 

taking values in the product space of the terminal signal spaces.

The **module type** also specifies a set  $\mathbb{B}$ 

of **possible behaviors** of the terminal variables of the module.
We assume that the **module** is further specified by

```
a parametrization of \mathbb{B},
```

that is, a surjective map  $\pi$  from a parameterspace  $\mathbb{P}$  into the space of behaviors  $\mathbb{B}$ .

We assume that the **module** is further specified by

```
a parametrization of \mathbb{B},
```

that is, a surjective map  $\pi$  from a parameterspace  $\mathbb{P}$  into the space of behaviors  $\mathbb{B}$ .



 $\mathbb{P}$  is typically a combination of a set of integers and real numbers.

We assume that the **module** is further specified by

```
a parametrization of \mathbb{B},
```

that is, a surjective map  $\pi$  from a parameterspace  $\mathbb{P}$  into the space of behaviors  $\mathbb{B}$ .

# A module is further specified by giving the value of the parameters.

We assume that the **module** is further specified by

```
a parametrization of \mathbb{B},
```

that is, a surjective map  $\pi$  from a parameterspace  $\mathbb{P}$  into the space of behaviors  $\mathbb{B}$ .





By specifying a module, we thus obtain the *behavior* of the variables

```
(w_1, w_2, \ldots, w_n)
```

on the *terminals of the module*.



By specifying a module, we thus obtain the *behavior* of the variables

```
(w_1, w_2, \ldots, w_n)
```

on the *terminals of the module*.

This way we obtain a dynamic model of the interaction of the module with its environment.

#### ELECTRICAL MODULES

Module type	Parametrization	Parameter value
2-terminal	resistance	R in ohms
Ohmic resistor	$\pi:\mathbb{R}_+ o\cdots$	
2- terminal	conductance	G  in mhos
Ohmic resistor	$\pi:\mathbb{R}_+ o\cdots$	
2- terminal current	all maps:	$ ho:\mathbb{R} o\mathbb{R}$
driven resistor	$\mathbb{R} \to \mathbb{R}$	
capacitor	capacitance	C in farads
	$\pi:\mathbb{R}_+ o\cdots$	
inductor	inductance	L in henrys
	$\pi:\mathbb{R}_+ o\cdots$	

Module type	Parametrization domain	Parameter value
linear impedances	$\mathbb{N}$ (number of ports) $ imes \mathbb{R}^{n  imes n}(m{\xi})$	$Z \in \mathbb{R}^{ ext{n}  imes  ext{n}}[m{\xi}]$
resistive $ riangle$	$\mathbb{R}$	old R in ohms
Y with linear diff. systems	$(\mathbb{R}^2[\xi])^3$	$egin{aligned} (R_1,R_2,R_3)\ \in \mathbb{R}^{1 imes 2}[\xi] \end{aligned}$
transformer	$\mathbb{R}$	$n\in\mathbb{R}$
transmission line	$(\mathbb{R}_+)^5$	$L,\ell,c,r_s,r_p$
transistor		
etc.	etc.	etc.

#### MECHANICAL MODULES

Module type	Parametrization	Parameters
mass	$\pi:\mathbb{R}_+ o\cdots$	$m{m}$ in kg
solid bar	length, mass/unit length	L,m
	$\pi:\mathbb{R}_+ imes\mathbb{R}_+ o\cdots$	
spring		
damper		
multi-terminal mass		geometry
flexible bar		
etc.	etc.	etc.

#### OTHER DOMAINS

Module type	Parametrization	Parameters
servo joint		$m_r, m_s, J_r, J_s,$
		L,R,K
2 inlet tank		geometry
etc.	etc.	etc.

#### LINEAR SYSTEMS

Module type	Parametrization	Parameters
$\Sigma\in\mathfrak{L}^{ullet}$	$\mathbb{N}  imes \{  ext{ker, im, etc.} \}$ $ imes \mathbb{R}^{ullet  imes ullet} [\xi],  ext{ or } \cdots$	$(\mathtt{w}, \ker, R \in \mathbb{R}^{ullet  imes \mathtt{w}}[m{\xi}]) \ \ldots$
$\Sigma \in \mathfrak{L}^{ullet}_{\mathrm{cont}}$	$\mathbb{N} \times \{\text{im}, \ldots\}$	$({ t w}, M \in {\mathbb R}^{{ t w}  imes ullet} [{f \xi}]), \ \ldots$
$\Sigma \in \mathfrak{L}^{i/o}_{\mathrm{cont}}$	$\mathbb{N} \times \mathbb{N} \times \{ \text{tf. f'n.}, \\ \ldots \} \times \mathbb{R}^{\bullet \times \bullet}(\xi), \ldots$	$\mathtt{m,p}, G \in \mathbb{R}^{\mathtt{p}  imes \mathtt{m}}[m{\xi}] \ \ldots$
$\Sigma\in\mathfrak{L}^{i/s/o}$	$\mathbb{N}^3,\ldots$	$\mathtt{m,n,p},(A,B,C,D)$
etc.	etc.	etc.

Let

$$T = \{t_1, t_2, \dots, t_{|T|}\}$$

be a set of terminals.

Let

$$T = \{t_1, t_2, \dots, t_{|T|}\}$$

be a set of terminals.

The *interconnection architecture* is a set of *terminal pairs* (unordered, disjoint, and with distinct elements), denoted by  $\mathbb{I}$ . If  $\{t_i, t_j\} \in \mathbb{I}$ , then we say that these terminals are connected.

$$t_i - t_j$$

The **interconnection architecture** is a set of *terminal pairs* (unordered, disjoint, and with distinct elements), denoted by  $\mathbb{I}$ .

If  $\{t_i, t_j\} \in \mathbb{I}$ , means that these terminals are connected.

We impose that connected terminals must be adapted.

The **interconnection architecture** is a set of *terminal pairs* (unordered, disjoint, and with distinct elements), denoted by  $\mathbb{I}$ .

If  $\{t_i, t_j\} \in \mathbb{I}$ , means that these terminals are connected.

We impose that connected terminals must be adapted.

In the case of physical terminals, this means that they must be of the same type (both electrical, 2-D mechanical, thermal, etc.).

In the case of logical terminals (input or output terminals), this means that if one of the connected terminals is an m-dimensional input terminal, the other must be an m-dimensional output terminal.

#### **Interconnection constraints**

Pairing of adapted terminals imposes an *interconnection law*.

#### **Interconnection constraints**

Pairing of adapted terminals imposes an *interconnection law*.

Example: pairing 2 electrical terminals  $\rightarrow$ 

$$V_1 = V_2, \quad I_1 + I_2 = 0.$$

### **Interconnection constraints**

# Pairing of adapted terminals imposes an *interconnection law*.

Pair of terminals	Terminal 1	Terminal 2	Interconnection law
electrical	$(V_1,I_1)$	$(V_2,I_2)$	$V_1 = V_2, I_1 + I_2 = 0$
1-D mech.	$(F_1,q_1)$	$(F_2,q_2)$	$F_1 + F_2 = 0, q_1 = q_2$
2-D mech.			
thermal	$(Q_1,T_1)$	$(Q_2,T_2)$	$Q_1 + Q_2 = 0, T_1 = T_2$
fluidic	$(p_1,f_1)$	$(p_2,f_2)$	$p_1 = p_2, f_1 + f_2 = 0$
info	m-input $oldsymbol{u}$	m-output $oldsymbol{y}$	u = y
processing			
etc.	etc.	etc.	etc.

## MANIFEST VARIABLE ASSIGNMENT

We finally assume that the modeler assigns the variables at which the model aims. These are the manifest variables .

# MANIFEST VARIABLE ASSIGNMENT

We finally assume that the modeler assigns the variables at which the model aims. These are the manifest variables .

The model unavoidably contains many other variables. These latent variables could be

either

interconnection variables,

or

latent variables used to describe the behavior of the modules.

So, in order to obtain a model of an interconnected system, specify:

So, in order to obtain a model of an interconnected system, specify:

• A set of modules  $M_1, M_2, \dots, M_m$ so, for each module, the type, the parametrization, and parameter value. This yields a list of terminals  $T = \{t_1, t_2, \dots, t_{|T|}\}$ and the behavior  $\mathfrak{B}_i, i = 1, \dots, m$ , for the terminal variables.

Denote  $\mathfrak{B}' = \mathfrak{B}_1 \times \cdots \times \mathfrak{B}_m$ .

So, in order to obtain a model of an interconnected system, specify:

• <u>A set of modules</u>  $M_1, M_2, \cdots, M_m$ Denote  $\mathfrak{B}' = \mathfrak{B}_1 \times \cdots \times \mathfrak{B}_m$ .

Interconnection architecture I on  $T = \{t_1, t_2, \ldots, t_{|T|}\}$   $\rightsquigarrow$  interconnection laws,
and a behavior  $\mathfrak{B}''$  for the terminal variables

So, in order to obtain a model of an interconnected system, specify:

• <u>A set of modules</u>  $M_1, M_2, \cdots, M_m$ Denote  $\mathfrak{B}' = \mathfrak{B}_1 \times \cdots \times \mathfrak{B}_m$ .

Interconnection architecture
I on  $T = \{t_1, t_2, \ldots, t_{|T|}\}$   $\rightsquigarrow$  interconnection laws,
and a behavior  $\mathfrak{B}''$  for the terminal variables

The manifest variable assignment.

So, in order to obtain a model of an interconnected system, specify:

• <u>A set of modules</u>  $M_1, M_2, \cdots, M_m$ Denote  $\mathfrak{B}' = \mathfrak{B}_1 \times \cdots \times \mathfrak{B}_m$ .

Interconnection architecture I on  $T = \{t_1, t_2, \ldots, t_{|T|}\}$   $\rightsquigarrow$  interconnection laws,
and a behavior  $\mathfrak{B}''$  for the terminal variables

- The manifest variable assignment.
- The yields  $\mathfrak{B}' \cap \mathfrak{B}'' =$  the full behavior contains both latent variables and manifest variables.

So, in order to obtain a model of an interconnected system, specify:

• <u>A set of modules</u>  $M_1, M_2, \cdots, M_m$ Denote  $\mathfrak{B}' = \mathfrak{B}_1 \times \cdots \times \mathfrak{B}_m$ .

Interconnection architecture I on  $T = \{t_1, t_2, \ldots, t_{|T|}\}$   $\rightsquigarrow$  interconnection laws,
and a behavior  $\mathfrak{B}''$  for the terminal variables

- The manifest variable assignment.
- The yields  $\mathfrak{B}' \cap \mathfrak{B}'' =$  the full behavior contains both latent variables and manifest variables.
- **<u>Elimination</u>** of latent variables  $\rightarrow$  <u>the manifest behavior</u>  $\mathfrak{B}$ .

**RLC circuit** 









# ZOOMING

#### The list of the modules & the associated terminals:

Module	Туре	Terminals	Parameter
$R_C$	resistor	(1, 2)	$oldsymbol{R}$ in ohms
$R_L$	resistor	(3, 4)	$oldsymbol{R}$ in ohms
C	capacitor	(5, 6)	$m{C}$ in farad
L	inductor	(7, 8)	L in henry
connector1	3-terminal connector	(9, 10, 11)	
connector2	3-terminal connector	(12, 13, 14)	

The interconnection architecture:



**Manifest variable assignment:** 

the variables

 $V_9, I_9, V_{12}, I_{12}$ 

on the external terminals  $\{9, 12\}$ , i.e,

 $V_a = V_9, I_a = I_9, V_b = V_{12}, I_b = I_{12}.$ 

Manifest variable assignment:

the variables

 $V_9, I_9, V_{12}, I_{12}$ 

on the external terminals  $\{9, 12\}$ , i.e,

 $V_a = V_9, I_a = I_9, V_b = V_{12}, I_b = I_{12}.$ 

The internal terminals are

 $\{1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14\}$ 

The variables on these terminals are latent variables.

#### **Equations for the full behavior:**

Modules	Constitutive equations		
$R_C$	$I_1+I_2=0$	$V_1 - V_2 = R_C I_1$	
$R_L$	$I_7+I_8=0$	$V_7 - V_8 = R_L I_7$	
	$I_5+I_6=0$	$C\frac{d}{dt}(V_5 - V_6) = I_5$	
	$I_7+I_8=0$	$V_7-V_8=Lrac{d}{dt}I_7$	
connector1	$I_9 + I_{10} + I_{11} = 0$	$V_9 = V_{10} = V_{11}$	
connector2	$I_{12} + I_{13} + I_{14} = 0$	$V_{12} = V_{13} = V_{14}$	

Interconnection pair	Interconnection equations	
$\{10,1\}$	$V_{10} = V_1$	$I_{10} + I_1 = 0$
$\{11,7\}$	$V_{11} = V_7$	$I_{11} + I_7 = 0$
$\{2,5\}$	$V_2 = V_5$	$I_2 + I_5 = 0$
$\{8,3\}$	$V_8 = V_3$	$I_8 + I_3 = 0$
$\{6,13\}$	$V_6 = V_{13}$	$I_6 + I_{13} = 0$
$\{4,14\}$	$V_4 = V_{14}$	$I_4 + I_{14} = 0$

All these eq'ns combined define a latent variable system in the manifest variables

$$w = (V_a, I_a, V_b, I_b)$$

with latent variables

 $\ell = (V_1, I_1, V_2, I_2, V_3, I_3, V_4, I_4, V_5, I_5, V_6, I_6, V_7, I_7, V_8, I_8, V_{10}, I_{10}, V_{11}, I_{11}, V_{13}, I_{13}, V_{14}, I_{14}).$ 

All these eq'ns combined define a latent variable system in the manifest variables

$$w = (V_a, I_a, V_b, I_b)$$

with latent variables

$$\ell = (V_1, I_1, V_2, I_2, V_3, I_3, V_4, I_4, V_5, I_5, V_6, I_6, V_7, I_7, V_8, I_8, V_{10}, I_{10}, V_{11}, I_{11}, V_{13}, I_{13}, V_{14}, I_{14}).$$

The manifest behavior  $\mathfrak{B}$  is given by

 $\mathfrak{B} = \{ (V_a, I_a, V_b, I_b) : \mathbb{R} \to \mathbb{R}^4 \mid \exists \ \ell : \mathbb{R} \to \mathbb{R}^{24} \dots \}$


**Elimination:** for example, using Gröbner bases.

**RLC circuit** 

**Elimination:** for example, using Gröbner bases.

$$\begin{array}{lll} \underline{\text{Case 1:}} & CR_C \neq \frac{L}{R_L}.\\ & (\frac{R_C}{R_L} + (1 + \frac{R_C}{R_L})CR_C\frac{d}{dt} + CR_C\frac{L}{R_L}\frac{d^2}{dt^2})(V_a - V_b)\\ & = (1 + CR_C\frac{d}{dt})(1 + \frac{L}{R_L}\frac{d}{dt})R_CI_a. \end{array}$$

 $I_a + I_b = 0$ 

**RLC circuit** 

## **Elimination:** for example, using Gröbner bases.

$$\begin{array}{lll} \underline{\text{Case 1}:} & CR_C \neq \frac{L}{R_L}.\\ & (\frac{R_C}{R_L} + (1 + \frac{R_C}{R_L})CR_C\frac{d}{dt} + CR_C\frac{L}{R_L}\frac{d^2}{dt^2})(V_a - V_b)\\ & = (1 + CR_C\frac{d}{dt})(1 + \frac{L}{R_L}\frac{d}{dt})R_CI_a.\\ & I_a + I_b = 0\\ \\ \underline{\text{Case 2:}} & CR_C = \frac{L}{R_L}.\\ & \hline (\frac{R_C}{R_L} + CR_C\frac{d}{dt})(V_a - V_b = (1 + CR_C\frac{d}{dt})R_CI_a) \end{array}$$

 $I_a + I_b = 0$ 



# force, position, torque, angle





force, position, torque, angle



**Required modules:** Solid bars, cart, servo's.





**<u>Terminals</u>**: 2 mechanical 2-D terminals.

**Parameters**:

 $L\in \mathbb{R}_+$  (length),  $m\in \mathbb{R}_+$  (mass per unit length).

**Behavioral equations:** 

$$\begin{split} mL\frac{d^2}{dt^2}x_c &= F_{x_1} + F_{x_2}, \\ mL\frac{d^2}{dt^2}y_c &= F_{y_1} + F_{y_2} - mLg, \\ m\frac{L^3}{12}\frac{d^2}{dt^2}\theta_c &= T_1 + T_2 - \frac{L}{2}F_{x_1}\sin(\theta_1) \\ &+ \frac{L}{2}F_{y_1}\cos(\theta_1) - \frac{L}{2}F_{x_2}\sin(\theta_2) + \frac{L}{2}F_{y_2}\cos(\theta_2), \\ \theta_1 &= \theta_c, \theta_2 = \theta_1 + \pi, \\ x_1 &= x_c + \frac{L}{2}\cos(\theta_c), x_2 = x_c - \frac{L}{2}\cos(\theta_c), \\ y_1 &= y_c + \frac{L}{2}\sin(\theta_c), y_2 = y_c - \frac{L}{2}\sin(\theta_c). \end{split}$$

<u>Note</u>: Contains latent variables  $x_c, \theta_c$ .



## **<u>Terminals</u>**: 2 mechanical 2-D terminals, 2 electrical.

#### **Parameters**:

rotor mass  $m_r$ , the stator mass  $m_s$ , the rotor inertia  $J_r$ , the stator inertia  $J_s$ , the inductance L, the resistance R of the motor circuit, the motor torque constant K.



#### **Behavioral equations:**

$$(m_r + m_s) rac{d^2}{dt^2} x_1 = F_{x_1} + F_{x_2}$$
  
 $(m_r + m_s) rac{d^2}{dt^2} y_1 = F_{x_1} + F_{x_2}$   
 $J_r rac{d^2}{dt^2} heta_1 = T_1 + T_m$   
 $J_s rac{d^2}{dt^2} heta_2 = T_2 - T_m$   
 $V_3 - V_4 = L rac{d}{dt} I_3 + RI_3 + K rac{d}{dt} ( heta_1 - heta_2)$   
 $KI_3 = T_m, I_3 = -I_4$   
 $x_1 = x_2, y_1 = y_2$ 

$$\begin{array}{lll} \underline{ \mbox{Terminal variables}}: & (x_1,y_1,\theta_1,F_{x_1},F_{y_1},T_1, \\ & x_2,y_2,\theta_2,F_{x_2},F_{y_2},T_2,V_3,I_4,V_4,I_4). \end{array}$$

The motor torque  $T_m$  is a latent variable.



# **Terminals**: 1 mechanical 1-D terminal, 1 mechanical 2-D terminal.

<u>Parameters</u>: mass M.



**Behavioral equations:** 

$$egin{aligned} &Mrac{d^2}{dt^2} x_1 = F_1 + F_{x_2} \ &x_2 = x, \ &y_2 = 0, \ & heta_2 = \pi/2 \end{aligned}$$











## The list of the modules & the associated terminals:

Module	Туре	Terminals	Parameter
Link 1	bar	(7,8)	$L_1, m_1$
Link 2	bar	(1,2)	$L_2,m_2$
Cart	cart	(13,14)	M
Hinge 1	servo	(9,10,11,12)	$igg  m_{r_1}, m_{s_1}, J_{r_1}, J_{r_1}, L_1, R_1, K_1 igg $
Hinge 2	servo	(3,4,5,6)	$igg  m_{r_2}, m_{s_2}, J_{r_2}, J_{r_2}, L_2, R_2, K_2 igg $



The interconnection architecture:





### The interconnection architecture:



Manifest variable assignment:

the variables on the external terminals  $\{1, 5, 6, 11, 12, 14\}$ .

All other variables are latent variables.



## **Equations for the full behavior:**

$$\begin{split} m_1 L_1 \frac{d^2}{dt^2} x_{c_1} &= F_{x_1} + F_{x_2}, \\ m_1 L_1 \frac{d^2}{dt^2} y_{c_1} &= F_{y_1} + F_{y_2} - m_1 L_1 g, \\ m_1 \frac{L_1^3}{12} \frac{d^2}{dt^2} \theta_{c_1} &= T_1 + T_2 - \\ & \frac{L_1}{2} F_{x_1} \sin(\theta_1) + \frac{L_1}{2} F_{y_1} \cos(\theta_1) - \frac{L_1}{2} F_{x_2} \sin(\theta_2) + \frac{L_1}{2} F_{y_2} \cos(\theta_2), \\ \theta_1 &= \theta_{c_1}, \\ \theta_2 &= \theta_1 + \pi, \\ x_1 &= x_{c_1} + \frac{L_1}{2} \cos(\theta_{c_1}), \\ x_2 &= x_{c_1} - \frac{L_1}{2} \cos(\theta_{c_1}), \\ y_1 &= y_{c_1} + \frac{L_1}{2} \sin(\theta_{c_1}), \\ y_2 &= y_{c_1} - \frac{L_1}{2} \sin(\theta_{c_1}), \end{split}$$

CART

$$\begin{split} m_{2}L_{2}\frac{d^{2}}{dt^{2}}x_{c_{2}} &= F_{x_{7}} + F_{x_{8}}, \\ m_{2}L_{2}\frac{d^{2}}{dt^{2}}y_{c_{2}} &= F_{y_{7}} + F_{y_{8}} - m_{2}L_{2}g, \\ m_{2}\frac{L_{2}^{3}}{12}\frac{d^{2}}{dt^{2}}\theta_{c_{2}} &= T_{7} + T_{8} - \frac{L_{2}}{2}F_{x_{7}}\sin(\theta_{7}) + \frac{L_{2}}{2}F_{y_{7}}\cos(\theta_{7}), \\ &- \frac{L_{2}}{2}F_{x_{8}}\sin(\theta_{8}) + \frac{L_{2}}{2}F_{y_{8}}\cos(\theta_{8}), \\ \theta_{7} &= \theta_{c_{2}}, \\ \theta_{8} &= \theta_{7} + \pi, \\ x_{7} &= x_{c_{2}} + \frac{L_{1}}{2}\cos(\theta_{c_{2}}), \\ x_{8} &= x_{c_{2}} - \frac{L_{1}}{2}\cos(\theta_{c_{2}}), \\ y_{7} &= y_{c_{2}} + \frac{L_{1}}{2}\sin(\theta_{c_{2}}), \\ y_{8} &= y_{c_{2}} - \frac{L_{1}}{2}\sin(\theta_{c_{2}}), \end{split}$$



$$egin{aligned} &Mrac{d^2}{dt^2} x_{14} = F_{14} + F_{x_{14}} \ &x_{14} = x_{13}, \ &y_{13} = 0, \ & heta_{13} = \pi/2, \end{aligned}$$

CART

$$(m_{r_1} + m_{s_1}) \frac{d^2}{dt^2} x_3 = F_{x_3} + F_{x_4},$$
  
 $(m_{r_1} + m_{s_1}) \frac{d^2}{dt^2} y_3 = F_{y_3} + F_{y_4},$   
 $J_{r_1} \frac{d^2}{dt^2} \theta_3 = T_3 + T_m,$   
 $J_{s_1} \frac{d^2}{dt^2} \theta_4 = T_4 - T_m,$   
 $V_5 - V_6 = L_1 \frac{d}{dt} I_5 + R_1 I_5 + K \frac{d}{dt} (\theta_3 - \theta_4),$   
 $K_1 I_5 = T_{m_1},$   
 $x_3 = x_4, y_3 = y_4,$   
 $I_5 = -I_6,$ 

CART

$$egin{aligned} &(m_{r_2}+m_{s_2})rac{d^2}{dt^2}x_9=F_{x_9}+F_{x_{10}},\ &(m_{r_2}+m_{s_2})rac{d^2}{dt^2}y_9=F_{y_9}+F_{y_{10}},\ &J_{r_2}rac{d^2}{dt^2} heta_9=T_9+T_m,\ &J_{s_2}rac{d^2}{dt^2} heta_{10}=T_{10}-T_m,\ &V_{11}-V_{12}=L_2rac{d}{dt}I_{11}+R_2I_{11}+Krac{d}{dt}( heta_9- heta_{10}),\ &K_2I_{11}=T_{m_2},\ &x_{10}=x_{11},y_{10}=y_{11},\ &I_{11}=-I_{12}, \end{aligned}$$

CART

$$egin{aligned} F_{x_2}+F_{x_3}&=0,\ F_{y_2}+F_{y_3}&=0,\ x_2&=x_3,\ y_2&=y_3,\ heta_2&= heta_3+\pi,\ T_2+T_3&=0,\ F_{x_4}+F_{x_7}&=0,\ F_{y_4}+F_{y_7}&=0,\ x_4&=x_7,\ y_4&=y_7,\ heta_4&= heta_7+\pi,\ T_4+T_7&=0,\ F_{x_8}+F_{x_9}&=0,\ F_{y_8}+F_{y_9}&=0,\ x_8&=x_9,\ y_8&=y_9,\ heta_8&= heta_9+\pi,\ T_8+T_9&=0,\ F_{x_{10}}+F_{x_{13}}&=0,\ F_{x_{10}}+F_{x_{13}}&=0,\ x_{10}&=x_{13},\ y_{10}&=y_{13}.\ heta_{10}&= heta_{13}+\pi,\ T_{10}+T_{13}&=0. \end{aligned}$$

# **INPUT - to - OUTPUT CONNECTIONS**

The inappropriateness of input - to - output connections is best illustrated by the following simple physical example:



Logical choice of inputs: the pressures  $p_{11}, p_{12}, p_{21}, p_{22}$ , and of the outputs  $f_{11}, f_{12}, f_{21}, f_{22}$ .

In any case, the choice should be 'symmetric'.

# **INPUT - to - OUTPUT CONNECTIONS**



**Interconnection constraints:** 

$$p_{12} = p_{21}, \quad f_{12} = f_{21}.$$

Equates two 'inputs' and two 'outputs'.

# **BUILDING BLOCKS**

Module Types:

Resistors, Capacitors, Inductors, Transformers, Connectors.

All terminals are of the same type: electrical

There are 2 variables associated with each terminal, (V, I),

V the *potential*,

I the *current* (counted > 0 when it flows *into* the module).

 $\rightsquigarrow$  terminal signal space  $\mathbb{R}^2$ .

## **SPECIFICATION of the BEHAVIOR of the MODULES**



Resistor:2-terminal module.Parameter:R (resistance in ohms, say).Device laws:

$$V_1-V_2=R\,I_1\,; \ \ \ I_1+I_2=0.$$



### **Capacitor:** 2-terminal module.

Parameter: C (capacitance in farads, say). Device laws:

$$C \, rac{d}{dt} (V_1 - V_2) = I_1 \, ; \ \ I_1 + I_2 = 0.$$



Inductor: 2-terminal module. Parameter: *L* (inductance in henrys, say). Device laws:

$$L \, rac{d}{dt} I_1 = V_1 - V_2 \, ; \quad I_1 + I_2 = 0.$$



**Transformer:** 4-terminal module; terminals (1,2): primary; terminals (3,4): secondary. Parameter: N (the turns ratio,  $\in (0, \infty)$ ). Device laws:

$$egin{aligned} V_3 - V_4 &= N(V_1 - V_2)\,; & I_1 &= -NI_3\,; \ & I_1 + I_2 &= 0\,; & I_3 + I_4 &= 0. \end{aligned}$$



#### **Connector:**

many-terminal module. Parameter: n (number of terminals, an integer). Device laws:

$$V_1 = V_2 = \cdots = V_n$$
;  $I_1 + I_2 + \cdots + I_n = 0$ .

## **MODULES and TERMINAL ASSIGNMENT**

## **Modules**

Resistors $r_1, r_2, \ldots, r_{n_r},$ Capacitors $c_1, c_2, \ldots, c_{n_c},$ Inductors $\ell_1, \ell_2, \ldots, \ell_{n_\ell},$ Transformers $T_1, T_2, \ldots, T_{n_T},$ Connectors $k_1, k_2, \ldots, k_{n_k},$ 

parameters  $R_1, R_2, \ldots, R_{n_r}$ ; parameters  $C_1, C_2, \ldots, C_{n_c}$ ; parameters  $L_1, L_2, \ldots, L_{n_\ell}$ ; parameters  $N_1, N_2, \ldots, N_{n_T}$ ; parameters  $n_1, n_2, \ldots, n_{n_k}$ .

This yields the set of <u>terminals</u>  $\mathbb{T} = \{1, 2, \dots, 2(n_r + n_c + n_\ell) + 4n_T + n_1 + n_2 + \dots + n_{n_k}\}.$ 

# INTERCONNECTION ARCHITECTURE

**Interconnection architecture :** 

 $\mathbb{I}$  = a set of disjoint (unordered) pairs of different elements (i.e., doubletons) from  $\mathbb{T}$ .

## MANIFEST VARIABLE ASSIGNMENT

**External terminals** =  $\mathbb{E} := \mathbb{T} - \bigcup_{\mathbb{I}} \{a, b\}.$ 

 $\begin{array}{l} \underline{\text{Manifest variables}} = \text{external terminal voltages and currents} \\ = & \Pi_{\, \mathrm{k} \in \mathbb{I}} \ (V_{\mathrm{k}}, I_{\mathrm{k}}). \text{ Denote the manifest variables by} \\ \Pi_{\, \mathrm{k} \in \mathbb{I}} \ (V_{\mathrm{k}}, I_{\mathrm{k}}) \ \text{as} \ (V, I) \in \mathbb{R}^{2\mathbb{E}}. \end{array}$ 

 $\begin{array}{ll} \underline{\text{Manifest behavior:}} &\subseteq (\mathbb{R}^{2\mathbb{E}})^{\mathbb{R}}.\\ \text{Denote further the full behavior (the behavior of all the terminal voltages and currents) by } \mathfrak{B}_{\mathbb{T}} \subseteq (\mathbb{R}^{2\mathbb{T}})^{\mathbb{T}}. \end{array}$ 

## FULL BEHAVIORAL EQUATIONS

#### 1. Module Laws:

+ <u>**Transformers:</u>** for each transformer  $I_n$ , terminals  $(\iota_1, \iota_2, \iota_3, \iota_4)$ ,</u>

$$egin{aligned} V_{t_1^{T_{\mathrm{n}}}} - V_{t_2^{T_{\mathrm{n}}}} &= N_{\mathrm{n}}(V_{t_3^{T_{\mathrm{n}}}} - V_{t_4^{T_{\mathrm{n}}}})\,; & & I_{t_3^{T_{\mathrm{n}}}} = -N_{\mathrm{n}}I_{t_1^{T_{\mathrm{n}}}} \ & & I_{t_1^{T_{\mathrm{n}}}} + I_{t_2^{T_{\mathrm{n}}}} = 0\,; & & I_{t_3^{T_{\mathrm{n}}}} + I_{t_4^{T_{\mathrm{n}}}} = 0. \end{aligned}$$

1.5 <u>Connectors</u>: for each connector  $k_n$ , terminals  $(t_1^{k_n}, \ldots, t_{n_{k_n}}^{k_n})$ ,  $V_{t_1^{k_n}} = \cdots = V_{t_{n_{k_n}}^{k_n}}; \quad I_{t_1^{k_n}} + \cdots + I_{t_{n_{k_n}}^{k_n}}.$ 

#### 2. Interconnection Laws:

For each 'connected' terminal pair  $\{a,b\}\in\mathbb{I}$  :

$$V_a = V_b; \quad I_a + I_b = 0.$$

Solution of behavioral equations  $\rightsquigarrow \mathfrak{B}_{\mathbb{T}}$ .

After elimination of internal variables  $\rightsquigarrow \mathfrak{B}_{\mathbb{E}}$ .

# PROPERTIES of $\mathfrak{B}_{\mathbb{E}}$

When is  $\mathfrak{B}_{\mathbb{E}} \subseteq (\mathbb{R}^{2\mathbb{E}})^{\mathbb{R}}$ the external terminal behavior of a circuit containing a finite number of <u>positive</u> R's, L's, C'c, T's, and connectors?

It is possible to derive necessary & sufficient conditions!

1. 
$$\mathfrak{B}_{\mathbb{E}}\in\mathfrak{L}^{2\mathbb{E}}.$$

# 2. <u>KVL:</u>

$$((V,I)\in\mathfrak{B}_{\mathbb{E}})$$
 and  $(lpha\in\mathfrak{C}^\infty(\mathbb{R},\mathbb{R})))\Rightarrow((V+lpha e)\in\mathfrak{B}_{\mathbb{E}})$   
 $\mathfrak{B}_{\mathbb{E}})$  with

$$e = \begin{bmatrix} 1 \\ 1 \\ 1 \end{bmatrix}$$

3. <u>KCL:</u>

$$((V,I)\in\mathfrak{B}_{\mathbb{E}})\Rightarrow(e^{\top}I=0)$$
- 4. Input cardinality:  $m(\mathfrak{B}_{\mathbb{E}}) = \mathbb{E}$
- 5. Hybridicity:

There exists an input/output choice such that the input variables  $(u_1, u_2, \ldots, u_{\mathbb{E}})$  and output variables  $(y_1, y_2, \cdots, y_{\mathbb{E}})$  pair as follows:  $\{u_1, y_1\} = \{V_1, I_1\}$ 

Each terminal is either current controlled or voltage controlled.

6. Passivity:

Assume for simplicity  $\mathfrak{B}_{\mathbb{E}}\in\mathbb{L}^{2\mathbb{E}}_{controllable}.$  There holds

$$\int_0^{+\infty} V^ op(t) I(t) \ dt \geq 0$$

for all  $(V,I)\in\mathfrak{B}_{\mathbb{E}}$  of compact support.

This states that the net electrical energy flows into the circuit.

7. Reciprocity:

Assume again for simplicity  $\mathfrak{B}_{\mathbb{E}} \in \mathbb{L}^{2\mathbb{E}}_{controllable}$ . There holds

$$\int_{-\infty}^{+\infty} V_1^{\top}(t) I_2(-t) \ dt = \int_{-\infty}^{+\infty} I_1^{\top}(t) V_2(-t) \ dt$$

for all  $(V_1, I_1), (V_2, I_2) \in \mathfrak{B}_{\mathbb{E}}$  of compact support.

Equivalently:  $\mathfrak{B}_{\mathbb{E}} = \operatorname{rev}(\mathfrak{B}_{\mathbb{E}}^{\perp \Sigma}),$ where rev denotes time-reversal, and  $\Sigma = \begin{bmatrix} O & I \\ -I & O \end{bmatrix}$ .

This curious properties may be translated into:

The influence of terminal i on terminal j is equal to the influence of terminal j on terminal i.

**Proof of necessity:** 

Show that the modules satisfy properties (1) to (7). Show that these properties remain valid after one interconnection. The difficult part here is (4).

**Proof of necessity:** 

'Synthesis'.

**TERMINALS or PORTS?** 

Note that (for instance for electrical circuits) we have used the terminal description. It is simply more appropriate and more general than the port description (even when using only 'port' devices).

The port description is not 'closed under interconnection'.

**TERMINALS or PORTS?** 

Note that (for instance for electrical circuits) we have used the terminal description. It is simply more appropriate and more general than the port description (even when using only 'port' devices).

The port description is not 'closed under interconnection'.

**Example:** 



**TERMINALS or PORTS?** 

Note that (for instance for electrical circuits) we have used the terminal description. It is simply more appropriate and more general than the port description (even when using only 'port' devices).

The port description is not 'closed under interconnection'.

However, port descriptions are more parsimomious in the choice of variables (it halves their number). It is important to incorporate this parsimony.

### **•** Modelling interconnected systems $\cong$ Interplay of

#### Modelling interconnected systems

- modules and their behavior
- terminals and their type
- the interconnection architecture
- interconnection laws
- manifest variable assignment

 $\cong$  Interplay of

**Interplay of** 

 $\geq$ 

#### Modelling interconnected systems

- modules and their behavior
- terminals and their type
- the interconnection architecture
- interconnection laws
- manifest variable assignment
- Adapted to computer assisted modelling
- Hierarchical, reusable, extendable

Interplay of

#### Modelling interconnected systems $\cong$

- modules and their behavior
- terminals and their type
- the interconnection architecture
- interconnection laws
- manifest variable assignment
- Adapted to computer assisted modelling
- Hierarchical, reusable, extendable
- Many latent variables, many equations (many static relations, i.e., algebraic equations). Far distance from i/o, i/s/o, tf. f'ns.
- Importance of elimination algorithms



\* for physical systems ( $\Rightarrow \Leftarrow$  signal processors) \*



\* for physical systems ( $\Rightarrow \Leftarrow$  signal processors) \*

**Solution** External variables are basic, but what 'drives' what, is not.



\* for physical systems ( $\Rightarrow \Leftarrow$  signal processors) \*

- External variables are basic, but what 'drives' what, is not.
- Interconnection, variable sharing, rather that input selection, is the basic mechanism by which a system interacts with its environment.



Views interconnected systems indeed in terms of ports, modules, and interconnections.



Views interconnected systems indeed in terms of

ports, modules, and interconnections.

It is assumed that for each of the terminals the interconnection variables come in pairs:

an effort variable and a flow variable

their (inner) product must be power.

### BONDGRAPHS

Views interconnected systems indeed in terms of

ports, modules, and interconnections.

It is assumed that for each of the terminals the interconnection variables come in pairs:

an effort variable and a flow variable

their (inner) product must be power. Examples:

- Electrical ports: effort: voltage, flow: current
- Mechanical ports: effort: force, flow: velocity
- Solution Thermal ports: effort: T, flow: Q/T
- etc. etc.



- Bondgraphs ideas very good, brilliant
- certainly superior to SIMULINK<sup>©</sup>

## BONDGRAPHS

- Bondgraphs ideas very good, brilliant
- certainly superior to SIMULINK<sup>©</sup>
- notation very awkward, mathematical notions primitive
- terminal variable structure seems limited to linearity
- some interconnections fail their assumptions: mechanical terminals equate positions, <u>NOT</u> velocities

## BONDGRAPHS

- Bondgraphs ideas very good, brilliant
- certainly superior to SIMULINK<sup>©</sup>
- notation very awkward, mathematical notions primitive
- terminal variable structure seems limited to linearity
- some interconnections fail their assumptions: mechanical terminals equate positions, <u>NOT</u> velocities
- effort/flow, while apparently deep, remains unexplored
- interconnections happen via terminals, not ports.
- there is more structure to interconnection variables than effort/flow.

# **CONTROL** in a **BEHAVIORAL SETTING**

### FEEDBACK CONTROL

#### The usual paradigm for control:



### **'Intelligent' Control**

### **BEHAVIORAL CONTROL**



#### **Control as interconnection**

### **BEHAVIORAL CONTROL**



#### **Before interconnection**

### **BEHAVIORAL CONTROL**



#### After interconnection

#### **Control = designing a subsystem**

### **Feedback control as an example**











#### Equation of motion of the door (the plant):



 $\theta$ : opening angle,

 $F_c$  force device,  $F_e$  exogenous force.

Door closing mechanism (the controller):







#### Equation of motion of the door (the plant):

$$M'rac{d^2 heta}{dt^2}=F_c+F_e$$

 $\theta$ : opening angle,

 $F_c$  force device,  $F_e$  exogenous force.

Door closing mechanism (the controller):



**Controlled behavior:** 

$$(M'+M'')rac{d^2 heta}{dt^2}+Drac{d heta}{dt}+K heta=F_e$$

<u>Specs</u>: small overshoot, fast settling, not-to-high gain from  $F_e \mapsto heta$ . Controller  $\rightsquigarrow M', K$  and D.

Note: Plant: second order; Controller: second order; Controlled plant: second (not fourth) order.

Note: PDD controller, but no noise problems



door

wall

spring

hinges

PLANT

damper

### MATHEMATIZATION

Domain of the to-be-controlled variables: ₩ Domain of the control variables: ℂ Typically: families of time-signals Full plant behavior:

 $\mathcal{P}_{\mathrm{full}} = \{(w, c) \in \mathbb{W} imes \mathbb{C} \mid \mathsf{allowed} \text{ by plant laws}\}$ 

**Controller:** 

 $\mathcal{C} = \{ \mathbf{c} \in \mathbb{C} \mid \text{allowed by controller laws} \}$ 

Full plant behavior:

 $\mathcal{P}_{\text{full}} = \{(w, c) \in \mathbb{W} \times \mathbb{C} \mid \text{allowed by plant laws}\}$ 

**Controller:** 

 $\mathcal{C} = \{ \mathbf{c} \in \mathbb{C} \mid \text{allowed by controller laws} \}$ 

**Controlled behavior:** 

 $\mathcal{K} := \{ w \in \mathbb{W} \mid \exists c \in \mathbb{C} \}$ 

such that  $({\color{black} {\boldsymbol w}},{\color{black} {\boldsymbol c}})\in \mathcal{P}_{\mathrm{full}}$  and  ${\color{black} {\boldsymbol c}}\in \mathcal{C}\}.$
**MATHEMATIZATION** 

**Controlled behavior:** 

 $\mathcal{K} := \{ \boldsymbol{w} \in \mathbb{W} \mid \exists \boldsymbol{c} \in \mathbb{C} \}$ 

such that  $(w, c) \in \mathcal{P}_{\mathrm{full}}$  and  $c \in \mathcal{C}$ .

We say that  $\mathcal{C}$  implements  $\mathcal{K}$ , and that  $\mathcal{K}$  is implementable

**MATHEMATIZATION** 

**Controlled behavior:** 

 $\mathcal{K} := \{ \boldsymbol{w} \in \mathbb{W} \mid \exists \boldsymbol{c} \in \mathbb{C} \}$ 

such that  $(w, c) \in \mathcal{P}_{\mathrm{full}}$  and  $c \in \mathcal{C}\}$ .

We say that  $\mathcal{C}$  implements  $\mathcal{K}$ , and that  $\mathcal{K}$  is implementable

### **Questions:**

- **•** Which C implements the *desired controlled behavior*  $\mathcal{D}$ ?
- Given  $\mathcal{P}_{\mathrm{full}}$ , which  $\mathcal{K} \subseteq \mathbb{W}$  are implementable?



#### We henceforth restrict attention to

linear time-invariant differential systems.



#### We henceforth restrict attention to

linear time-invariant differential systems.

The *behavior*  $\mathfrak{B}$  belongs to  $\mathfrak{L}^{\mathbb{W}}$ 

 $\exists \,$  a polynomial matrix  $oldsymbol{R} \in \mathbb{R}^{ullet imes imes}[oldsymbol{\xi}]$  such that

$$\mathfrak{B} = \{w \in \mathfrak{C}^{\infty}(\mathbb{R}, \mathbb{R}^{\mathtt{W}}) \mid R(\frac{d}{dt})w = 0\}.$$

:⇔



### Plant:

 $\mathcal{P}_{\mathrm{full}} \in \mathfrak{L}^{w+c}.$ 

**Controller:** 

 $\mathcal{C} \in \mathfrak{L}^{c}$ .

**Controlled system:** 

 $\mathcal{K} = \{ w \in \mathfrak{C}^{\infty}(\mathbb{R}, \mathbb{R}^{w}) \mid \exists c \in \mathcal{C} : (w, c) \in \mathcal{P}_{\mathrm{full}} \}.$ 



### Plant:

 $\mathcal{P}_{\mathrm{full}} \in \mathfrak{L}^{\mathtt{w}+\mathtt{c}}.$ 

**Controller:** 

 $\mathcal{C} \in \mathfrak{L}^{c}$ .

**Controlled system:** 

 $\mathcal{K} = \{ oldsymbol{w} \in \mathfrak{C}^\infty(\mathbb{R},\mathbb{R}^{w}) \mid \exists oldsymbol{c} \in \mathcal{C} : (oldsymbol{w},oldsymbol{c}) \in \mathcal{P}_{\mathrm{full}} \}.$ 

By the 'elimination theorem'

$$\mathcal{K}\in\mathfrak{L}^{\scriptscriptstyle{W}}$$

Which behaviors  $\mathcal{K} \in \mathfrak{L}^{w}$  can be implemented by attaching a controller  $\mathcal{C} \in \mathfrak{L}^{c}$  to a given plant  $\mathcal{P}_{\mathrm{full}} \in \mathfrak{L}^{w+c}$ ?

Which behaviors  $\mathcal{K} \in \mathfrak{L}^{w}$  can be implemented by attaching a controller  $\mathcal{C} \in \mathfrak{L}^{c}$  to a given plant  $\mathcal{P}_{\mathrm{full}} \in \mathfrak{L}^{w+c}$ ?

This question has a very concrete and intuitive answer.

Theorem: Let  $\mathcal{P}_{\mathrm{full}} \in \mathfrak{L}^{w+c}$  be given.

The behavior  $\mathcal{K} \in \mathfrak{L}^{\scriptscriptstyle{W}}$  is implementable if and only if

$$\mathcal{N} \subseteq \mathcal{K} \subseteq \mathcal{P}$$

The behavior  $\mathcal{K}\in\mathfrak{L}^{w}$  is implementable if and only if  $\mathcal{N}\subseteq\mathcal{K}\subseteq\mathcal{P}$ 

where  $\mathcal{N} \in \mathfrak{L}^{W}$  is the *hidden behavior* defined by  $\mathcal{N} := \{ w \in \mathfrak{C}^{\infty}(\mathbb{R}, \mathbb{R}^{W}) \mid (w, 0) \in \mathcal{P}_{\text{full}} \},$ and  $\mathcal{P}$  is the *manifest plant behavior* defined by

 $\mathcal{P} := \{ oldsymbol{w} \in \mathfrak{C}^\infty(\mathbb{R},\mathbb{R}^{w}) \mid \exists \ oldsymbol{c} : (oldsymbol{w},oldsymbol{c}) \in \mathcal{P}_{\mathrm{full}} \}.$ 

 $\mathcal{N} \in \mathfrak{L}^{W}$ , the *hidden behavior* 



## $\mathcal{P} \in \mathfrak{L}^{W}$ , the *manifest plant behavior*





This theorem reduces control to linear algebra / functional analysis: finding suitable subspaces wedged between given subspaces.

#### **Example:**

Assume observability of the to-be-controlled variables w from the control variables  $c \Leftrightarrow \mathcal{N} = \{0\}$ . Assume  $\mathcal{P} \neq \{0\}$ , controllable.  $\Rightarrow$  pole assignability  $\Rightarrow$  stabilizability

e.g., 
$$rac{d}{dt}x = Ax + Bu, y = Cx + Du, c = (u,y), w = x.$$

The behavior  $\mathcal{K}\in\mathfrak{L}^{ imes}$  is implementable if and only if  $\mathcal{N}\subseteq\mathcal{K}\subseteq\mathcal{P}$ 

This theorem reduces control to linear algebra / functional analysis: finding suitable subspaces wedged between given subspaces.

LQ-control and  $\mathcal{H}_\infty$  control are very neatly worked out from this point of view/

# The *full controlled behavior* $\mathcal{K}_{full} \subseteq \mathcal{P}_{full}$ is defined by

$$\mathcal{K}_{\mathrm{full}} := \{ (\boldsymbol{w}, \boldsymbol{c}) \in \mathcal{P}_{\mathrm{full}} \mid \boldsymbol{c} \in \mathcal{C} \}.$$

The *full controlled behavior*  $\mathcal{K}_{full} \subseteq \mathcal{P}_{full}$  is defined by

 $\mathcal{K}_{\mathrm{full}} := \{ (\boldsymbol{w}, \boldsymbol{c}) \in \mathcal{P}_{\mathrm{full}} \mid \boldsymbol{c} \in \mathcal{C} \}.$ 

Consider the maps  $m, p : \mathfrak{L}^{W} \to \{0, 1, \dots, W\}$ with  $m(\mathfrak{B})$  the number of input variables, and  $p(\mathfrak{B})$  the number of output variables in  $\mathfrak{B}$ .

The *full controlled behavior*  $\mathcal{K}_{full} \subseteq \mathcal{P}_{full}$  is defined by

 $\mathcal{K}_{\mathrm{full}} := \{ (\boldsymbol{w}, \boldsymbol{c}) \in \mathcal{P}_{\mathrm{full}} \mid \boldsymbol{c} \in \mathcal{C} \}.$ 

Consider the maps  $m, p : \mathfrak{L}^{W} \to \{0, 1, \dots, w\}$ with  $m(\mathfrak{B})$  the number of input variables, and  $p(\mathfrak{B})$  the number of output variables in  $\mathfrak{B}$ .

The controller  $\mathcal{C}\in\mathfrak{L}^{\mathsf{c}}$  is said to be regular if

 $p(\mathcal{K}_{full}) = p(\mathcal{P}_{full}) + p(\mathcal{C})$ 



#### **Regularity :=**

if the controller has p bound (i.e. output) variables, then the plant looses p free variables after interconnection.

A controller is regular if and only if it can be realized as a feedback controller with a (possibly non-proper) transfer function from an output to an input in  $\mathcal{P}_{full}$  for an input/output partition of c.





 $\Rightarrow$  A controller is regular if and only if it can be viewed as an 'intelligent controller' that processes sensor inputs outputs into actuator inputs.

 $\Rightarrow$  A controller is regular if and only if it can be viewed as an 'intelligent controller' that processes sensor inputs outputs into actuator inputs.

If  $\mathcal{P}$  is controllable, then every implementable controlled behavior  $\mathcal{K}$  is actually regularly implementable.

 $\Rightarrow$  A controller is regular if and only if it can be viewed as an 'intelligent controller' that processes sensor inputs outputs into actuator inputs.

If  $\mathcal{P}$  is controllable, then every implementable controlled behavior  $\mathcal{K}$  is actually regularly implementable.

In feedback control, we have the additional property that the controller can be (de)coupled at any time. No state perparatiuon is required in attaching the controller.

What have we been trying to do, really ?

What have we been trying to do, really ?

Set up a 'correct' mathematical framework for discussing dynamical systems.

Usable in control, signal processing, econometrics, and, especially, incorporating in an honest way the classical models of physical systems.

What have we been trying to do, really ?

- Any reasonable theory takes open systems as the basic paradigm.
- Most dynamical models will be described by (differential or difference) equations, but we need a basic notion of equivalence of models.
- First principles models invariably contain auxiliary variables
- $\blacksquare$  a complete theory for linear time-invariant systems.

What have we been trying to do, really ?

- Any reasonable theory takes open systems as the basic paradigm. ~> the predominance in mathematical research of closed systems is very hard to comprehend.
- Most dynamical models will be described by (differential or difference) equations, but we need a basic notion of equivalence of models.
- First principles models invariably contain auxiliary variables
- $\blacksquare$   $\exists$  a complete theory for linear time-invariant systems.

What have we been trying to do, really ?

- Any reasonable theory takes open systems as the basic paradigm.
- Most dynamical models will be described by (differential or difference) equations, but we need a basic notion of equivalence of models. ~>the behavior.
- First principles models invariably contain auxiliary variables
- $\blacksquare$  a complete theory for linear time-invariant systems.

What have we been trying to do, really ?

- Any reasonable theory takes open systems as the basic paradigm.
- Most dynamical models will be described by (differential or difference) equations, but we need a basic notion of equivalence of models.
- First principles models invariably contain auxiliary variables manifest and latent variables.
- $\blacksquare$  a complete theory for linear time-invariant systems.

What have we been trying to do, really ?

- Any reasonable theory takes open systems as the basic paradigm.
- Most dynamical models will be described by (differential or difference) equations, but we need a basic notion of equivalence of models.
- First principles models invariably contain auxiliary variables

What have we been trying to do, really ?

What have we been trying to do, really ?

- The manifest variables of systems do not come as input/output pairs. On a physical terminal, many variables live simulaneously. I/O structures give the wrong suggestion. An I/O partition, if possible at all, is usually not unique, and if needed, depends on the purpose of the model.
- An input/output model is simply not a 'map'.
- The state is a construct, and so are the input and output.
- Many technologically very relevant controllers are not sensor-output-to-actuator-input signal processors.

What have we been trying to do, really ?

- The manifest variables of systems do not come as input/output pairs. On a physical terminal, many variables live simulaneously. I/O structures give the wrong suggestion. An I/O partition, if possible at all, is usually not unique, and if needed, depends on the purpose of the model.
  The classical I/O framework fails in the first and most elementary examples.
- An input/output model is simply not a 'map'.
- The state is a construct, and so are the input and output.
- Many technologically very relevant controllers are not sensor-output-to-actuator-input signal processors.

What have we been trying to do, really ?

- The manifest variables of systems do not come as input/output pairs. On a physical terminal, many variables live simulaneously. I/O structures give the wrong suggestion. An I/O partition, if possible at all, is usually not unique, and if needed, depends on the purpose of the model.
- An input/output model is simply not a 'map'.
  An input/output model is simply not a 'map'.
  An input/output model is simply not a 'map'.
  An input/output model is simply not a 'map'.
- The state is a construct, and so are the input and output.
- Many technologically very relevant controllers are not sensor-output-to-actuator-input signal processors.

What have we been trying to do, really ?

- The manifest variables of systems do not come as input/output pairs. On a physical terminal, many variables live simulaneously. I/O structures give the wrong suggestion. An I/O partition, if possible at all, is usually not unique, and if needed, depends on the purpose of the model.
- An input/output model is simply not a 'map'.
- The state is a construct, and so are the input and output. Algorithmically well worked out for linear time-invariant systems.
- Many technologically very relevant controllers are not sensor-output-to-actuator-input signal processors.

What have we been trying to do, really ?

- The manifest variables of systems do not come as input/output pairs. On a physical terminal, many variables live simulaneously. I/O structures give the wrong suggestion. An I/O partition, if possible at all, is usually not unique, and if needed, depends on the purpose of the model.
- An input/output model is simply not a 'map'.
- The state is a construct, and so are the input and output.
- Many technologically very relevant controllers are not sensor-output-to-actuator-input signal processors.
- The behavioral approach is consistent, pedagogically attractive, pragmatic, and practical.





End of the Lecture V