



INTERCONNECTED SYSTEMS

Jan Willems, K.U. Leuven, Flanders, Belgium

Seminar, Kyoto University

July 22, 2008

Systems







ZYGÖTE














Features

- open
- interconnected
- modular
- dynamic

Features


- open
- interconnected
- modular
- dynamic

Theme of this seminar:


develop a suitable mathematical framework

Open and Connected

Open




Connected




Architecture with subsystems


Inputs and outputs

Input/output systems





The originators




Oliver Heaviside (1850-1925)



Norbert Wiener (1894-1964)

and the many electrical circuit theorists ...

Mathematical description




u: input, y: output, p and q polynomials

 $G(s) = \frac{q(s)}{p(s)}$ transfer functions, impedances, admittances.

PID rules. Bode, Nyquist, Nichols. Lead-lag. Root-locus.


Mathematical description



$$y(t) = \int_{0}^{t} \int_{-\infty}^{t} H(t - t') u(t') dt'$$

$$y(t) = H_0(t) + \int_{-\infty}^{t} H_1(t - t') u(t') dt' + \int_{-\infty}^{t} \int_{-\infty}^{t'} H_2(t - t', t' - t'') u(t') u(t'') dt' dt'' + \cdots$$

Mathematical description



$$y(t) = \int_{0 \text{ or } -\infty}^{t} H(t - t') u(t') dt'$$

$$y(t) = H_{0}(t) + \int_{-\infty}^{t} H_{1}(t - t') u(t') dt' + \dots$$

$$\int_{-\infty}^{t} \int_{-\infty}^{t'} H_{2}(t - t', t' - t'') u(t') u(t'') dt' dt'' + \dots$$

Awkward nonlinear


Far from the physics

Fail to deal with 'initial conditions'.

Input/state/output systems

Around 1960: a paradigm shift to

$$\frac{d}{dt}x = f(x, u), \ y = g(x, u)$$



Input/state/output systems

Around 1960: a paradigm shift to

$$\frac{d}{dt}\mathbf{x} = f(\mathbf{x}, \mathbf{u}), \ \mathbf{y} = g(\mathbf{x}, \mathbf{u})$$





- 1. open
 ready to be interconnected
 outputs of one system → inputs of another
- 2. deals with initial conditions
- 3. incorporates nonlinearities, time-variation
- 4. models many physical phenomena
- **5.** · · ·

Theme

Theme of this lecture

We are accustomed to view an open dynamical system as an input/output structure






Is this appropriate for modeling physical systems?


Theme of this lecture

& interconnection as output-to-input assignment.




Is this appropriate for modeling physical systems?


Theme of this lecture




Is this appropriate for modeling physical systems?

Interconnection in physical systems









Subsystems 1 and 3:









Subsystems 1 and 3:







Subsystem 2:



Interconnection laws:



$$p = p', \qquad f + f' = 0.$$

$$A_1 \frac{d}{dt} h_1 = f_1 + f_1',$$

$$B_{1}f_{1} = \begin{cases} \sqrt{|p_{1} - p_{0} - \rho h_{1}|} & \text{if } p_{1} - p_{0} \geq \rho h_{1}, \\ -\sqrt{|p_{1} - p_{0} - \rho h_{1}|} & \text{if } p_{1} - p_{0} \leq \rho h_{1}, \end{cases}$$

$$Cf'_{1} = \begin{cases} \sqrt{|p'_{1} - p_{0} - \rho h_{1}|} & \text{if } p'_{1} - p_{0} \leq \rho h_{1}, \\ -\sqrt{|p'_{1} - p_{0} - \rho h_{1}|} & \text{if } p'_{1} - p_{0} \leq \rho h_{1}, \end{cases}$$

$$\mathbf{if } p'_{1} - p_{0} \leq \rho h_{1},$$

$$\mathbf{if } p'_{1} - p_{0} \leq \rho h_{1},$$

$$f_2 = -f_2', \quad p_2 - p_2' = \alpha f_2,$$
 (2)

$$A_3 \frac{d}{dt} h_3 = f_3 + f_3',$$

$$Cf_{3} = \begin{cases} \sqrt{|p_{3} - p_{0} - \rho h_{3}|} & \text{if } p_{3} - p_{0} \ge \rho h_{3}, \\ -\sqrt{|p_{3} - p_{0} - \rho h_{3}|} & \text{if } p_{3} - p_{0} \le \rho h_{3}, \end{cases}$$

$$C_{3}f_{3}' = \begin{cases} \sqrt{|p_{3}' - p_{0} - \rho h_{3}|} & \text{if } p_{3}' - p_{0} \le \rho h_{3}, \\ -\sqrt{|p_{3}' - p_{0} - \rho h_{3}|} & \text{if } p_{3}' - p_{0} \le \rho h_{3}, \end{cases}$$

$$\mathbf{if } p_{3}' - p_{0} \le \rho h_{3},$$

$$\mathbf{if } p_{3}' - p_{0} \le \rho h_{3},$$

$$p'_1 = p_2, \ f'_1 + f_2 = 0, \ p'_2 = p_3, \ f'_2 + f_3 = 0.$$
 (4)

$$p_{\text{left}} = p_1, \quad f_{\text{left}} = f_1, \quad p_{\text{right}} = p_3', \quad f_{\text{right}} = f_3'.$$
 (5)

- p. 16/5

- Unclear input/output structure for terminal variables
- Many variables, indivisibly, at the same terminal
- Interconnection = variable sharing
- No signal flows, no output-to-input assignment

- Unclear input/output structure for terminal variables
- Many variables, indivisibly, at the same terminal
- Interconnection = variable sharing
- No signal flows, no output-to-input assignment

"Block diagrams unsuitable for serious physical modeling

- the control/physics barrier"

"Behavior based (declarative) modeling is a good alternative"



from K.J. Aström, Present Developments in Control Applications



IFAC 50-th Anniversary Celebration Heidelberg, September 12, 2006.

Behavioral systems

A dynamical system


: ⇔ a family of time functions, *'the behavior'*

Interconnection : \Leftrightarrow 'variable sharing'.

Control : \Leftrightarrow interconnection.

Modeling of interconnected physical systems is the strongest case for 'behaviors'.

Objective



To develop a mathematical framework for dealing with interconnection of (open, dynamical) systems.

Objective

To develop a mathematical framework for dealing with interconnection of (open, dynamical) systems.


Competing philosophies:

- input/output signal flow graphs
- circuit diagrams (loops, nodes)
- bond graphs (across, through, power)
- object-oriented modeling (SPICE, Modelica, ...)
- ...




Architecture & module embedding

Architecture




Architecture & module embedding

Architecture




Modules (systems) in the vertices




Architecture & module embedding


Architecture



Terminals in the edges



Modules (systems) in the vertices



Interconnection architecture

A graph with leaves defined as $\mathscr{G} = (\mathbb{V}, \mathbb{E}, \mathbb{L}, \mathscr{A})$

 \mathbb{V} the set of *vertices*,

 \mathbb{E} the set of *edges*,

 \mathbb{L} the set of *leaves*,

 \mathscr{A} the adjacency map.

A associates

with each edge $e \in \mathbb{E}$ an unordered pair

$$\mathscr{A}(e) = [v_1, v_2] \quad v_1, v_2 \in \mathbb{V},$$

with each leaf $\ell \in \mathbb{L}$ an element $\mathscr{A}(\ell) = v \in \mathbb{V}$.

Module embedding

The module embedding associates a module with each vertex, a $1 \leftrightarrow 1$ assignment between the edges and leaves adjacent to the vertex and the terminals of the module.

Module embedding

The module embedding associates a module with each vertex, a $1 \leftrightarrow 1$ assignment between the edges and leaves adjacent to the vertex and the terminals of the module.

Vertices specify the subsystems,

edges how terminals of subsystems are connected,

leaves how the interconnected system interacts with the environment.

Module embedding

Vertices
→ **Subsystems**

Edges \rightsquigarrow **Interconnections**

Manifest variables

The manifest variable assignment is a map that assigns the manifest variables as a function of the terminal (or, more general, the module) variables.


The terminal variables are henceforth considered as latent variables.

Behavioral equations

- Module equations for each vertex.
 Relation among the variables on the terminals of the subsystems.
- 2. Interconnection equations for each edge.
 Equating the variables on the terminals associated with the same edge.
- 3. Manifest variable assignment Specifies the variables of interest.


A very classical example


RLC circuit




iii Model the port behavior !!!


RLC circuit





RLC circuit





$$R_C \mapsto 2, R_L \mapsto 5, C \mapsto 4, L \mapsto 3, \text{connector}_1 \mapsto 1, \text{connector}_2 \mapsto 6,$$

$$1_{R_C} \mapsto c, 2_{R_C} \mapsto e, 1_{R_L} \mapsto f, 2_{R_L} \mapsto h, 1_C \mapsto e, 2_C \mapsto g, 1_L \mapsto d, 2_L \mapsto f,$$

$$1_{connector_1} \mapsto a, 2_{connector_1} \mapsto c, 3_{connector_1} \mapsto d,$$

$$1_{connector_2} \mapsto b, 2_{connector_2} \mapsto g, 3_{connector_2} \mapsto h.$$

Module equations

Interconnection equations

$$\begin{array}{|c|c|c|c|c|} \textbf{edge c} & V_{1_{R_C}} = V_{2_{\text{connector}_1}}, \ I_{1_{R_C}} + I_{2_{\text{connector}_1}} = 0; \\ \hline \textbf{edge d} & V_{1_L} = V_{3_{\text{connector}_1}}, \ I_{1_L} + I_{3_{\text{connector}_1}} = 0; \\ \hline \textbf{edge e} & V_{2_{R_C}} = V_{1_C}, \ I_{2_{R_C}} + I_{1_C} = 0; \\ \hline \textbf{edge f} & V_{2_L} = V_{1_{R_C}}, \ I_{2_L} + I_{1_{R_C}} = 0; \\ \hline \textbf{edge g} & V_{2_C} = V_{1_{\text{connector}_2}}, \ I_{2_C} + I_{1_{\text{connector}_2}} = 0; \\ \hline \textbf{edge h} & V_{2_{R_L}} = V_{2_{\text{connector}_2}}, \ I_{2_{R_L}} + I_{2_{\text{connector}_2}} = 0. \\ \hline \end{array}$$

Manifest variable assignment

$$V_{
m external\ port} = V_{1_{
m connector}_1} - V_{3_{
m connector}_2}$$
 $I_{
m external\ port} = I_{1_{
m connector}_1}$

Manifest variable assignment

$$V_{
m external\ port} = V_{1_{
m connector}_1} - V_{3_{
m connector}_2}$$
 $I_{
m external\ port} = I_{1_{
m connector}_1}$

The module equations

- + the interconnection constraints
- + the manifest variable assignment form the complete model for the behavior of

$$(V_{\text{external port}}, I_{\text{external port}})$$

Prevalence of latent variables \sim elimination theory.

Manifest variable assignment

$$V_{
m external\ port} = V_{
m 1_{connector}_1} - V_{
m 3_{connector}_2}$$
 $I_{
m external\ port} = I_{
m 1_{connector}_1}$

Behavior = all

$$(V_{\text{external port}}, I_{\text{external port}}) : \mathbb{R} \to \mathbb{R}^2$$

$$\exists \ldots, V_{1_{R_c}}, \ldots, I_{3_{\text{connector}_2}} \mathbb{R} \to \mathbb{R}^{\cdots}$$
 such that ...

Manifest behavior

 \sim the dynamical system $\Sigma = (\mathbb{R}, \mathbb{R}^2, \mathscr{B})$ with behavior \mathscr{B} specified by:

Case 1:
$$CR_C \neq \frac{L}{R_L}$$

$$\left| \left(\frac{R_C}{R_L} + \left(1 + \frac{R_C}{R_L} \right) C R_C \frac{d}{dt} + C R_C \frac{L}{R_L} \frac{d^2}{dt^2} \right) V \right| = \left(1 + C R_C \frac{d}{dt} \right) \left(1 + \frac{L}{R_L} \frac{d}{dt} \right) R_C I$$

Case 2:
$$CR_C = \frac{L}{R_L}$$

$$\left(\frac{R_C}{R_L} + CR_C \frac{d}{dt}\right) \mathbf{V} = (1 + CR_C) \frac{d}{dt} R_C \mathbf{I}$$


 \rightarrow behavior $\mathscr{B} =$ all solutions $(V, I) : \mathbb{R} \rightarrow \mathbb{R}^2$

Other methodologies


Signal flow graphs

input/output thinking

There are many many examples where output-to-input connection is eminently natural:





input/output thinking





- shows terminal variables separate
- suggests that inputs and outputs occur at different points
- allows impossible input-output connections

input/output thinking









For physical systems

input-to-input & output-to-output

assignment very prevalent.

Physical systems are not signal processors.

Bond graphs

Bond graphs

Interconnection variables:

a **flow** and an **effort**

product = power

- current & voltage
- velocity & force
- mass flow & pressure
- heat flow& temperature
 heat flow
 temperature

...


Bond graphs

Interconnection variables:

a **flow** and an **effort**


product = power

- 1. Mechanical interconnections equate positions, not velocities
- 2. Not all interconnections involve equating energy transfer
- 3. Terminals are for interconnection, ports are for energy transfer



Terminal variables and behavior:

$$(V_1, I_1, V_2, I_2, \dots, V_n, I_n) \rightsquigarrow$$
 behavior $\mathscr{B} \subseteq (\mathbb{R}^{2n})^{\mathbb{R}}$




Port : \Leftrightarrow sum currents = 0 potentials + constant \Rightarrow potentials


$$(V_1,I_1\ldots,V_p,I_p),V_{p+1},\ldots,I_n)\in\mathscr{B},\alpha:\mathbb{R}\to\mathbb{R}$$




$$(V_1 + \alpha, I_1, \dots, V_p + \alpha, I_p), V_{p+1}, \dots, I_n) \in \mathscr{B}$$

$$\boxed{I_1 + \cdots + I_p} = 0$$








Interconnection via terminals, energy transfer via ports; one cannot talk about

"the energy transferred from circuit 1 to circuit 2"

Circuit diagrams

Circuit diagrams




Circuit diagrams with

nodes & branches & KVL & KCL are only effective with 2-terminal 1-ports.

Circuit diagrams

Not closed under composition




Various facets of control

Path planning


$$\frac{d}{dt}x = f(x, u)$$

Choose time-function $u(\cdot):[0,T]\to\mathbb{U}$ so as to achieve (optimal) state transfer.

'open loop control'



Decision making



Choose map from sensor outputs to actuator inputs so as to achieve good (optimal) performance.


'feedback control'

'closed loop control'

'intelligent control'

Embedded control

Embedded systems





Choose controller so as to achieve good (optimal) performance of the interconnected system

'control as interconnection'


'integrated system design'

Example






Control as interconnection



Plant behavior \mathscr{P} , controller behavior \mathscr{K} , controlled behavior $\mathscr{P} \cap \mathscr{K}$.

Control as interconnection



Plant behavior \mathscr{P} , controller behavior \mathscr{K} , controlled behavior $\mathscr{P} \cap \mathscr{K}$.

 $dt^{y} + (1 + ct)^{y}$

Robustness

Robust stability, but
$$\left|\left|\frac{1}{s} - \frac{1}{s+a}\right|\right| = \infty ||.|$$

Robustness

Viewing plant as a behavior, rather than i/o map →

Robustness: Given \mathscr{P} , stabilized by \mathscr{K} , how close to \mathscr{P} needs \mathscr{P}' be to be also stabilized by \mathscr{K} ?

Robustness

Robustness: Given \mathscr{P} , stabilized by \mathscr{K} , how close to \mathscr{P} needs \mathscr{P}' be to be also stabilized by \mathscr{K} ?

 $\operatorname{'gap'}(\mathscr{P},\mathscr{P'})<\operatorname{'margin'}(\mathscr{P},\mathscr{K})$

Robustness

 $\operatorname{'gap'}(\mathscr{P},\mathscr{P'})<\operatorname{'margin'}(\mathscr{P},\mathscr{K})$

Overview

- Interconnection = variable (terminal) sharing
- Modeling by physical systems proceeds by tearing, zooming, and linking
- Hierarchical procedure

- Interconnection = variable (terminal) sharing
- Modeling by physical systems proceeds by tearing, zooming, and linking
- Hierarchical procedure
- Importance of latent variables and the elimination theorem

- Interconnection = variable (terminal) sharing
- Modeling by physical systems proceeds by tearing, zooming, and linking
- Hierarchical procedure
- Importance of latent variables and the elimination theorem
- Limitations of input/output thinking

- Interconnection = variable (terminal) sharing
- Modeling by physical systems proceeds by tearing, zooming, and linking
- Hierarchical procedure
- Importance of latent variables and the elimination theorem
- Limitations of input/output thinking
- The behavioral approach & its view of system interconnection are a pedagogical 'must'

Gets the physics right

- Gets the physics right
- Deals faithfully with interconnections: variable sharing

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case
- Avoids universal use of signal flow graphs

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case
- Avoids universal use of signal flow graphs
- Controllability becomes genuine system property

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case
- Avoids universal use of signal flow graphs
- Controllability becomes genuine system property
- i/o and i/s/o are special cases

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case
- Avoids universal use of signal flow graphs
- Controllability becomes genuine system property
- i/o and i/s/o are special cases
- Extends seamlessly to PDEs

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case
- Avoids universal use of signal flow graphs
- Controllability becomes genuine system property
- i/o and i/s/o are special cases
- Extends seamlessly to PDEs
- Views control as interconnection

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case
- Avoids universal use of signal flow graphs
- Controllability becomes genuine system property
- i/o and i/s/o are special cases
- Extends seamlessly to PDEs
- Views control as interconnection
- Advantages in SYSID, etc.

- Gets the physics right
- Deals faithfully with interconnections: variable sharing
- Starts with first principles models
- Latent variables with state as special case
- Avoids universal use of signal flow graphs
- Controllability becomes genuine system property
- i/o and i/s/o are special cases
- Extends seamlessly to PDEs
- Views control as interconnection
- Advantages in SYSID, etc.
- Far easier pedagogically
- **...**

Details & copies of frames are available from/at

Jan.Willems@esat.kuleuven.be

http://www.esat.kuleuven.be/~jwillems

Thank you

Thank you