







































































CryptArchi, Trégastel, June 2008

Slide 37





B. Gierlichs



















References (1) [1] Kocher, Jaffe, Jun: Differential Power Analysis, Crypto 1999 [2] Aigner, Oswald: Power Analysis Tutorial [3] Brier, Clavier, Olivier: Correlation Power Analysis, CHES 2004 [4] Tillich, Herbst, Mangard: Protecting AES Software Implementations on 32-bit Processors..., ACNS 2007 [5] Clavier, Coron, Dabbous: DPA in the presence of hardware countermeasures, CHES 2000 [6] Tiri, Verbauwhede: A Logic Level Design Methodology for a secure DPA Resistant ASIC or FPGA Implementation, DATE 2004 [7] Örs, Oswald, Preneel: Power-analysis attacks on an FPGA – First experimental results [CHES 2003] [8] Standaert, Mace, Peeters, Quisquater: Updates on the security of FPGAs against Power Analysis Attacks, ARC 2006 CryptArchi, Trégastel, June 2008 B. Gierlichs Slide 50



